{"id":32906,"date":"2025-11-06T09:20:19","date_gmt":"2025-11-06T09:20:19","guid":{"rendered":"https:\/\/metaverseplanet.net\/blog\/?p=32906"},"modified":"2026-01-05T12:45:15","modified_gmt":"2026-01-05T12:45:15","slug":"worlds-tallest-chip-takes-moores-law-to-the-third-dimension","status":"publish","type":"post","link":"https:\/\/metaverseplanet.net\/blog\/worlds-tallest-chip-takes-moores-law-to-the-third-dimension\/","title":{"rendered":"The Transistor Skyscraper: World’s Tallest Chip Takes Moore’s Law to the Third Dimension"},"content":{"rendered":"\n

Scientists have created the world’s tallest chip<\/strong>, composed of 41 layers<\/strong>. This “transistor skyscraper” overcomes the limitations of Moore’s Law<\/strong>, successfully boosting chip performance by six times<\/strong>.<\/p>\n\n\n\n

The famous hypothesis that has long governed the rules of the semiconductor<\/strong> world and enabled rapid technological advancement states: chips become smaller, faster, and denser<\/strong> with each new generation. In 1965, when integrated circuits<\/strong> were still nascent, Gordon E. Moore<\/strong> predicted that the number of components on a single chip would approximately double every two years. Since then, much of our modern world\u2014from computers and smartphones to cloud systems and massive data centers\u2014has progressed following this logic of “scaling down to multiply.”<\/p>\n\n\n\n

However, today, as transistors<\/strong> approach the atomic scale<\/strong>, this continuous shrinking game is hitting physical limits<\/strong> due to quantum effects<\/strong>. An international research team is now addressing this very threshold, suggesting that chips should be built upward, not horizontally<\/strong>.<\/p>\n\n\n\n

\n\n\n\n

A Design Different from Today’s Chips<\/h2>\n\n\n\n
\"\"<\/figure>\n\n\n\n

This research introduces a new semiconductor chip design<\/strong> consisting of 41 layers<\/strong>, each containing 100 transistors<\/strong>. This density is about ten times greater than that previously reported in stacked hybrid chips, making it the tallest chip ever built<\/strong>. This revolutionary design<\/strong> increases circuit density<\/strong> by six-fold<\/strong>, enabling a performance boost without the need for further shrinking of the individual transistors.<\/p>\n\n\n\n

Today, processors like AMD’s Ryzen 7 9800X3D<\/strong> can offer more cache<\/strong> by stacking chips on top of each other. Similarly, NAND memory<\/strong> used in SSDs is built with dozens of layers. However, these methods are fundamentally based on single-layer transistor arrays. The new method developed by KAUST<\/strong> is the first to overcome this limit by creating a multi-layer transistor structure<\/strong> within a single chip.<\/p>\n\n\n\n

The team, led by KAUST<\/strong> researcher Xiaohang Li<\/strong> in Saudi Arabia, is providing a vertical solution<\/strong> to the physical limits approaching the semiconductor industry<\/strong>. According to the published study, the team produced a chip made of 41 semiconductor and insulator layers<\/strong>. In addition to being the tallest chip ever produced, this structure is poised to enable flexible, energy-efficient, and sustainable electronic systems<\/strong>.<\/p>\n\n\n\n

Li states, “Vertically stacking six or more transistor layers allows us to increase circuit density<\/strong> without reducing the horizontal dimensions. With six layers, we can integrate 600% more logic functions<\/strong> into the same area compared to a single layer, thereby achieving higher performance<\/strong> and lower power consumption<\/strong>.”<\/p>\n\n\n\n

\n\n\n\n

Transistor Skyscrapers<\/strong><\/h2>\n\n\n\n
\"\"<\/figure>\n\n\n\n

The developed system is compared to a skyscraper<\/strong>. Just like these giant structures, each layer in the chips must be built with high precision<\/strong>. The research team developed new manufacturing strategies to resolve the issue of “interlayer roughness<\/strong>.” The researchers achieved a surface roughness of just 3.63 nanometers<\/strong> in layer alignment. This level of precision is critical to minimizing performance loss<\/strong>. The most crucial point was the low-temperature deposition<\/strong> of all layers at near room-temperature<\/strong> conditions.<\/p>\n\n\n\n

This low-temperature manufacturing method<\/strong> is not just an engineering success; it also allows the use of flexible materials<\/strong>. Traditional semiconductor processes often exceed 400\u00b0C<\/strong>, which melts or degrades plastic or polymer-based materials. The new method eliminates this problem, allowing the safe use of plastic or polymer substrates<\/strong>, paving the way for flexible electronics<\/strong>.<\/p>\n\n\n\n

\n\n\n\n

450 Times Lower Energy Consumption!<\/strong><\/h2>\n\n\n\n
\"\"<\/figure>\n\n\n\n

To demonstrate the reliability of the design, the team produced 600 chips<\/strong>. All copies showed similar performance, while the power consumption was measured at only 0.47 microwatts<\/strong>. For comparison, the value in today’s advanced single-layer chips is around 210 microwatts<\/strong>. This means the new design can perform the same operations with approximately 450 times lower energy<\/strong> consumption.<\/p>\n\n\n\n

Li notes that the technology will first be used in areas like wearable health sensors<\/strong>, smart tags<\/strong>, and flexible displays<\/strong>, where low energy consumption<\/strong> and mechanical flexibility<\/strong> are crucial. In the long term, researchers predict that it could enable new concepts such as large-area information processing systems<\/strong> or “electronic skins<\/strong>.” These systems could simultaneously perform data sensing, processing, and communication functions on the surface of objects or structures.<\/p>\n\n\n\n

On the other hand, the new structure is not yet suitable for high-temperature processors, as the transistors can behave erratically above 50\u00b0C<\/strong>. This is why wearable technologies<\/a><\/em><\/strong> are the initial target.<\/p>\n\n\n\n

Moore’s Law<\/strong> has long been cited as “approaching its end.” However, this approach by KAUST<\/strong> suggests that the law is not dead, but merely changing its “direction<\/strong>.”<\/p>\n\n\n\n

You Might Also Like;<\/h3>\n\n\n